The iMemComp (Intelligent memristive computing) gates are a family of logic gates based on the RRAM (Resistive Random Access Memory) devices. It has potential advantage for the design of high-performance logic circuits, because the iMemComp NAND, AND, NOT, and transmission gates only consume single cycle, respectively. However, the original two-input iMemComp OR gate, which requires three cycles, is a relatively slow gate. It decreases the performance of some logic circuits. This work proposes an improved iMemComp OR gate with only one cycle and three RRAM cells. Both the circuit performance and area consumption of the full-adder and LFSR circuits are improved by the application of the proposed OR gate. Furthermore, we propose a general synthesis method of logic circuits based on the improved logic gate. The synthesis results show that the circuits generated from the proposed synthesis method outperform the previous RRAM based counterparts for most cases of the MCNC benchmark circuits.
I. INTRODUCTION
The RRAM (Resistive Random Access Memory) device, which presents logic states with different resistance states, is a nano-scale non-volatile memory device [1] . In recent years, the RRAM device attracts increasing attentions for its potential usage on the in-memory computing [2] . Researchers have proposed several RRAM based logic gate families, some of them can be implemented in the RRAM array, e.g., IMPLY (material implication) [3] , CRS (complementary resistive switches) [4] , MAGIC (memristor aided logic) [5] . The iMemComp (Intelligent memristive computing) gates are a family of RRAM based logic gate proposed in 2016 [6] . The iMemComp gates use the bipolar RRAM device with two stable states, i.e., the low resistance state (LRS) and the high resistance state (HRS). The voltages V on and V off are the threshold voltages to turn the RRAM device to the LRS and HRS, respectively. Both the input and output of the iMem-Comp gates are represented by the resistance states of the corresponding RRAM cells. The high resistance state (HRS) is for logic "1", and the low resistance state (LRS) is for logic "0". All the iMemComp gates are array implementable, and the NAND, AND, NOT, and transmission gates only consume single cycle.
The basic iMemComp logic gates are presented in Fig. 1 , where the set end of the RRAM cell is marked by the black thick line. The resistance value of resistor R C satisfies R on << R C << R off , where R on and R off are the resistance values of LRS and HRS of the RRAM device, respectively. The iMemComp gates work with an initialization phase and a computation phase. The NAND, AND, NOT, and transmission iMemComp gates, as presented in Fig. 1 (a) ∼ (d), only consume single cycle, respectively, after the initialization of the RRAM cells. V set and V R in Fig. 1 
are the applied voltages during the computation phase.
The circuit in Fig. 1 (a) realizes the logic function Y = ABY. The output cell Y is always in LRS if it is set to the LRS in the initialization phase. When the output cell Y is reset to the HRS in the initialization phase, if at least one of the input cells A and B is in LRS, the voltage across the output cell Y is in HRS, the voltage across the output cell Y is And the multi-input NAND and AND logic gates are implementable by directly extending the number of input cells [6] .
The iMemComp OR gate, as shown in Fig. 1 (e), consists of two input cells A and B, one output cell Y and one auxiliary cell AS. The OR function is realized by the three steps listed in Table 1 , if both the cells AS and Y are reset to HRS in the initialization phase. Note that, the current value in the cell AS in step2 participants in the computation, it results in AS =B · AS =B ·Ā =ĀB. Table 2 compares the iMemComp logic gates with the other array implementable RRAM based logic gates. The gate performance is represented by the number of computation cycles, and the gate area is represented by the number of RRAM cells and resistors. The iMemComp gates have advantage on performance compared with the IMPLY logic gates and CRS logic gates. All the iMemComp gates are implementable in the RRAM array, whereas only the NOR and NOT MAGIC gates can be implemented in the RRAM array. It shows that the iMemComp is a competitive logic gate family for the computation in RRAM array.
The iMemComp OR gate is a relatively slow gate in the iMemComp gate family. This work designs a single-cycle iMemComp OR gate, and discusses its applications in the logic circuit designs for the better performance. 
II. THE IMPROVED IMEMCOMP OR GATE A. THE PROPOSED SINGLE-CYCLE IMEMCOMP OR GATE
The proposed iMemComp OR gate is presented in Fig. 2 . The RRAM cells A and B are the input cells, and the cell Y is the output cell which is reset to HRS before the computation step. It has the same structure as that of the iMemComp NAND and AND gates, but with the stronger applied voltages and the smaller resistor. The improved OR gate works if the input cells are grounded, the voltage V set and V R are applied to the set end of Y and the terminal S 1 , respectively.
The voltage on the common node S 0 is calculated by the formula (1) according to the Kirchhoff's law.
If the input (A,B) = (0,0), both the input cells A and B are in LRS, and the output cell Y is in HRS. To change Y to LRS and keep the LRS of the input cells, the voltage across (2) and (3). After Y is set to LRS, the condition V S0 <|V off | is required. It results in the condition (4).
If the input (A,B) = (0,1) or (1,0), one of the input cells is in LRS, the other input and Y are in HRS. In order to maintain the states of Y and the input cells, the voltage A,B) = (0,0) (c) (A,B) = (0,1) (d) (A,B) = (1,1) .
So V R satisfies the condition in (5) and (6).
If the input (A,B) = (1,1), A, B and Y are all in HRS. To keep the HRS of Y, the voltage across Y satisfies (V set − V S0 ) < V on . In such a case, the states of the input cells A and B are not changed. It derives the condition (7) .
The simulations are conducted with the SPICE tool and the RRAM device model [7] . The simulation conditions and results of the proposed iMemComp OR gate are shown in Fig. 3 . In the simulation, the output RRAM cell Y is initialized to HRS, and the inputs are loaded in the first 40ns. From 40ns to 60ns, the operation voltages are applied to execute the OR operation. The waveforms in Fig. 3 show that the function of the OR gate is correct.
B. THE IMPROVED XOR GATE WITH THE PROPOSED OR GATE
The original iMemComp XOR gate consumes four cycles and four RRAM cells [6] . It can be improved by applying the proposed OR gate. The improved XOR gate circuit and its operations are presented in Fig. 4 (a) and Fig. 4 (b) . The terminal S 0 is used for the control of the proposed OR gate, while the NAND gate is controlled by the terminal S 1 .The simulation waveforms are presented in Fig. 5 . The NAND, OR operations are executed in 30 ∼ 50 ns and 50 ∼ 70ns, respectively. The waveforms show that the proposed XOR gate output the correct results only with two cycles. The A,B) = (0,1) (c) (A,B) = (1,0) (d) (A,B) = (1,1) . performance of the improved XOR gate is doubled with respect to that of the original iMemComp XOR gate.
III. THE APPLICATIONS OF THE IMPROVED IMEMCOMP OR GATE A. THE DESIGN OF FULL-ADDER
The full-adder is a widely used combinational logic circuit module. The logic function of the one-bit full-adder is presented as (8) ∼ (9), wherein the XOR operations are applied. Fig. 6 presents the one-bit full-adder circuit with the improved iMemComp OR gate, and the working steps are listed in Table 3 . Table 4 compares the RRAM based full-adder circuits designed by different synthesis methods. It is seen that, our proposed full-adder circuit has the best performance and consumes the lowest area among these MOS-less counterparts.
B. THE DESIGN OF LFSR
The linear feedback shift register (LFSR) is a typical sequential logic circuit. Fig. 7 (a) presents a four-stage LFSR. Fortunately, the non-volatile characteristics of RRAM cell enables the implementation of the DFF, and the proposed OR gate helps to increase the performance of the XOR operations. We design the RRAM based four-stage LFSR circuit with the improved OR gate, as shown in Fig. 7 (b) . In Fig. 7 (b) , the cells Q 0 ∼ Q 3 and Q 0 ∼Q 3 store the odd and even states of the LFSR, respectively, and the cells N and M store the intermediate values.
The working steps of LFSR in phase1 are listed in Table 3 . In phase1, it initializes the cells Q 0 ∼ Q 3 , M and N in step1, and the present state in Q 0 ∼ Q 3 is shifted to Q 0 ∼ Q 3 by the transmission operations in step2 ∼ step4, then the XOR operation is executed in step5 ∼ step7. It consumes seven steps to generate the second state of the LFSR. In phase2, the cells Q 0 ∼ Q 3 store the present state, and Q 0 ∼ Q 3 are for the next state. The similar operations are performed to generate the third state of the LFSR in seven steps. All the states of the LFSR can be generated by applying these two phases iteratively. Table 4 compares the four-stage LFSRs designed by different RRAM based gate styles. It shows that the proposed LFSR outperforms those RRAM based counterparts.
C. THE GENERAL SYNTHESIS METHOD OF LOGIC CIRCUITS
Theoretically, the arbitrary logic function is implementable based on the iMemComp gates. We propose a synthesis method of logic circuits in a RRAM row with the singlecycle NAND, AND, OR, NOT, and transmission iMemComp gates as follows.
1. Input the logic function F. 2. Transform the logic function into a two-level NAND expression F1.
3. Transform the three-cycle NAND termXȲ into the single-cycle X + Y, if any, and obtain the expression F2.
4. Insert the input cells for the positive variables and the complement of the negative variables in the RRAM row.
5. Insert the input cells for the negative variables in the RRAM row.
6. Insert one cell for each first-level NAND operation, execute the first-level NAND operations, and store the results in the newly inserted cells.
7. Insert one cell for each OR operation, execute the OR operations, and store the results in the newly inserted cells.
8. Insert one cell for the second-level NAND operation, execute the second-level NAND operation, and store the results in the newly inserted cell.
The logic function F =ĀB + BC + DĒ is taking as an example to illustrate the synthesis method. The logic function F is transformed into F1 =ĀB · BC · DĒ . The first-level NAND termĀB in F1 is transformed to A+B, then we obtain F2 = (A + B) · BC · DĒ. There are four positive variables and one negative variable in F2, so it inserts five input cells A ∼ E to the RRAM row, as presented in Fig. 8 (a) . For the negative variableĒ in F2, one additional input cell is inserted in the circuit, as shown in Fig. 8 (b) . The logic function F2 contains two first-level NAND operations and one first-level OR operation, three RRAM cells are inserted for the intermediate results, as shown in Fig. 8 (c) , to store the computation results of X = BC, Y = DĒ, Z = A + B, respectively. Finally, the output cell R for the final result is inserted in the circuit, as shown in Fig. 8 (d) , and the final result is computed by R = XYZ.
The proposed synthesis method is applied to some MCNC benchmark circuits. The synthesis results are listed in Table 5 . And the performance and area of the circuits designed by different methods are compared in Table 5 . It is seen that, for the most cases, the circuits designed by the proposed synthesis method outperform those counterparts designed by the previous RRAM based synthesis methods.
IV. CONCLUSION
The iMemComp logic gate family is a good candidate for the high performance RRAM based logic circuits. And the performance of the iMemComp logic circuits can be further improved by applying the proposed single-cycle iMemComp OR gate. The design practices show that, the full-adder and LFSR circuits with the improved OR gate can achieve the best performance compared with the previous results. And the circuits designed by the proposed synthesis method outperform those counterparts based on the previous synthesis methods for the most cases of the MCNC benchmarks. Assume that there are complementary relationships among k variables in p positive variables and q negative variables of the transformed expression of a logic function, and there are m NAND terms and n OR terms, the circuit designed by the proposed synthesis method requires p + 2q − k + m + n + 1 RRAM cells, and it only consumes q + m + n + 1 cycles.
